FORM PTO-14	149	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE REFERENCES CITED BY APPLICANT (Use several sheets if necessary)			ATTY, DOCKET NO. SON-2230 APPLICANT			Sheet 1 of SERIAL NO.		
								09/964.540		
LIST	OF R									
LiOi	· · ·				OKUDA FILING DATE 09/28/01			GROUP		
								2858		
			U.S. PATEN	T DOCUMENT			<u> </u>	2000		
EXAMINER INITIAL		DOCUMENT NO.	DATE	NAMI		CLASS	SUB- CLASS	FILING DATE		
VIC	AA	5,914,615	06/99	Ches	5					
	AB					<u> </u>		<u></u>		
	AC									
-	AD			•						
		1	FOREIGN PAT	TENT DOCUME	NTS]			
		DOCUMENT NO.	DATE	COUNT	RY	CLASS	SUB- CLASS	TRANSLAT		
	AE		· .						L.	
	AF									
	AG									
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	RENCES (Including .							
DIL	АН	M.C. Johnson, D. Somasekhar, and K. Roy, "Models and Algorithms for Bounds on Leakage in CMOS Circuits", IEEE Tran. CAD IC Sys., vol. 18, no. 6, pp. 714-725, June 1999.								
WC	AI	A. Ferre and J. Figueras, "On Estimating Bounds of the Quiescent Power Supply Current for IDDQ Testing", VLSI Test Sym., pp. 106-111, IEEE, 1996.								
fle	ĄJ	P.C. Maxwell and J.R. Rearick, "Estimation of Defect-Free IDDQ in Submicron Circuits Using Switch Level Simulation", Int. Test Conf., pp. 882-889, IEEE, 1998.								
M	AK	A. Gattiker and W. Mary, "Current Signatures", VLSI Test Sym., pp. 112-117, IEEE, 1996.								
PK	AL	C. Thibeault, "On the Comparison of IDDQ and IDDQ Testing", VLSI Test Sym., pp. 143-150, IEEE, 1999.								
	АМ							1		
	AN									
······································	AO									
	AP	· · · · · · · · · · · · · · · · · · ·								
						·		· · · · · ·		
EXAMINE	R	Ah.		DATE CO	nsidered 9/	12/V	_			
					11	140	<i></i>			

DC084736.DOC